Rongsong Shen 564408e967 feat(scheduler-core): implement what-if branching and simulation output recording (task 11.5) ... Add sim_record.c (scheduler_t-free .replay writer: ReplayHeader + loaded SnapshotEntry once, then per-event pass-through and per-session ReplaySession finalization) and wire --sim-alt-events event-source selection into sim_loop.c's drain loop, coexisting with task 11.2's stdout default and task 11.4's --sim-verify. Extract scheduler_t-free halves out of recording_session.c's begin/end so sim-side code can reuse the decision-encoding path without gaining an xce_scheduler_t* dependency, preserving Req 5 AC 17 isolation. Per Req 5 AC 16/19.		2026-08-07 02:42:50 +00:00
..
settings	finalize configuration replication	2026-06-09 16:40:13 +08:00
specs	feat(scheduler-core): implement what-if branching and simulation output recording (task 11.5)	2026-08-07 02:42:50 +00:00
steering	fix(xcecli): restore dangling CA-cert cleanup misses, enable https support	2026-07-23 07:28:01 +00:00